1st design
- GARTHWILSON
- Forum Moderator
- Posts: 8773
- Joined: 30 Aug 2002
- Location: Southern California
- Contact:
Re: 1st design
BillO wrote:
Do the two enables on the 40x4 LCD need to be controlled separately?
http://WilsonMinesCo.com/ lots of 6502 resources
The "second front page" is http://wilsonminesco.com/links.html .
What's an additional VIA among friends, anyhow?
The "second front page" is http://wilsonminesco.com/links.html .
What's an additional VIA among friends, anyhow?
Re: 1st design
sburrow wrote:
First, is this a 2-layer or a 4-layer board? I see lines running to and from those bypass capacitors, which makes me think it's a 2-layer board. BUT the traces for those (which would be VCC and GND) are really tiny, just as big as a signal trace. I personally don't know if that really changes anything, but I was told and implement myself larger traces for VCC and GND coming from capacitors.
Bill
Re: 1st design
plasmo - it’s not to late. Is it better to just have a solid inner GND and VCC plane, making it 4 layers? It’ll cost more but that’s not an issue. I’d rather do it right, that why I’m here… to learn :)
Re: 1st design
Yes, 4-layer pc board is the safest approach. It is also easier to route because power/ground are pre-routed in the inner layers.
Bill
Bill
- BigDumbDinosaur
- Posts: 9426
- Joined: 28 May 2009
- Location: Midwestern USA (JB Pritzker’s dystopia)
- Contact:
Re: 1st design
jzaun wrote:
Is it better to just have a solid inner GND and VCC plane, making it 4 layers?
I highly recommend it! Everything I've built to date has been four-layer and I have not regretted it.
Even with four layers, you must bypass each piece of silicon—I use 0.1µF at 50 volts X7R MLCCs for that purpose. You want them tight up against the VCC end of the chips, with short leads. It's all about minimizing inductance and making it easy for switching noise to get to ground.
We have a topic on building a reliable, high-speed design. It's worth a read before you commit to getting your boards made.
x86? We ain't got no x86. We don't NEED no stinking x86!
Re: 1st design
BigDumbDinosaur wrote:
jzaun wrote:
Is it better to just have a solid inner GND and VCC plane, making it 4 layers?
I highly recommend it! Everything I've built to date has been four-layer and I have not regretted it.
Even with four layers, you must bypass each piece of silicon—I use 0.1µF at 50 volts X7R MLCCs for that purpose. You want them tight up against the VCC end of the chips, with short leads. It's all about minimizing inductance and making it easy for switching noise to get to ground.
We have a topic on building a reliable, high-speed design. It's worth a read before you commit to getting your boards made.
As per that sticky topic on high speed design: I just went through it myself 2 days ago. The whole thing. And there is good information there, but honestly it's so congested and hard to comb through. There are SO MANY links and tutorials and videos and information there, but getting a straight answer through it is a bit hard. On top of that, we all seem to have different opinions on specifics. If we are recommending outside links, I would recommend EVERYTHING from Garth Wilson's 6502 Primer pages. Literally gold.
Chad
Re: 1st design
sburrow wrote:
It was BDD who convinced me to use 4-layer boards as well. And I am very thankful that he did! Honestly I probably couldn't design a 2-layer board correctly at this point, because I'm very reliant on the inner VCC and GND planes. Routing is so easy and I have confidence in it's reliability. Because of the enormous cost of larger 4-layer boards, I refuse to go above the 10cm x 10cm mark, ever. If it doesn't fit, then I need a second board or I didn't need that feature to begin with. Just my way of thinking, that's all, I try to be super frugal.
Bill
Re: 1st design
I'm not opposed to four-layer, but there are both pros and cons to be weighed.
Yes, routing is somewhat easier, because about 10 or 15% of your traces go away. Not that big a deal, IMO, although admittedly the traces that go away (ie, Vcc and Ground) are the ones that are more difficult for a novice to do properly -- I mean "properly" if good AC performance is required. But this excludes many novice projects.
I'm not opposed to using a second board, either.
But once again there are both pros and cons.
I see Bill (plasmo) has posted while I was typing, and I echo his point that a two-layer board is usually entirely viable.
-- Jeff
Yes, routing is somewhat easier, because about 10 or 15% of your traces go away. Not that big a deal, IMO, although admittedly the traces that go away (ie, Vcc and Ground) are the ones that are more difficult for a novice to do properly -- I mean "properly" if good AC performance is required. But this excludes many novice projects.
sburrow wrote:
Because of the enormous cost of larger 4-layer boards, I refuse to go above the 10cm x 10cm mark, ever. If it doesn't fit, then I need a second board [...]
I see Bill (plasmo) has posted while I was typing, and I echo his point that a two-layer board is usually entirely viable.
-- Jeff
In 1988 my 65C02 got six new registers and 44 new full-speed instructions!
https://laughtonelectronics.com/Arcana/ ... mmary.html
https://laughtonelectronics.com/Arcana/ ... mmary.html
Re: 1st design
Dr Jefyll wrote:
sburrow wrote:
Because of the enormous cost of larger 4-layer boards, I refuse to go above the 10cm x 10cm mark, ever. If it doesn't fit, then I need a second board [...]
And of course this is coming from the guy who refuses to spend $40 on a EPROM programmer, no more than $8 on a board, yet will spend over $100 on chips! Take it with a grain of salt.
plasmo wrote:
I am moving toward 4-layer boards as well, but looking at 57 board designs I did in 2019, 58 designs in 2020, and 25 designs in 2021, I can only find four 4-layer designs, all done in later half of 2021 when 4-layer pcb became affordable. The other 136 2-layer designs worked just fine, except one 68020 motherboard with 16-meg dynamic RAM that generated excessive refresh noise which was promptly fixed with a 4-layer design.
Chad
Re: 1st design
sburrow wrote:
Bill, I didn't know you were so... prolific!
Bill
- BigDumbDinosaur
- Posts: 9426
- Joined: 28 May 2009
- Location: Midwestern USA (JB Pritzker’s dystopia)
- Contact:
Re: 1st design
Dr Jefyll wrote:
Yes, routing is somewhat easier...
Have to disagree with you there. Routing is substantially easier, and what is also easier is achieving high component density. That translates to a smaller board for any given design, which translates to a less-expensive board.
As I earlier said, I endorse the use of four-layer construction—the performance benefits are too hard to ignore. From a cost standpoint, yes, there are tradeoffs—you're going to pay more for a four-layer board. However, per-piece costs have drastically reduced in the last several years. Board houses such as JLCPCB are producing four-layer boards right now at price points that got you only a two-layer board five years ago. All of my POC units have been four-layer and I'm paying about half as much right now than I did four years ago for boards of or close to the same size. In fact, with my last two orders for boards from JLCPCB I got five boards per order for about one-fourth the cost that three boards cost me in 2018. Sucha deal!
BTW, I even use four-layer construction with some of my non-computer designs, mainly for the density and routing benefits—none of those designs is noise-sensistive.
x86? We ain't got no x86. We don't NEED no stinking x86!
Re: 1st design
Hi again :)
I've been reeding the "Techniques for reliable high-speed digital circuits" sticky. There is a ton in there and I'm trying to grasp at least some of it. I also learn a lot by doing and getting feedback, so this is my current PCB setup. I split each layer out. Have I made any glaring mistakes?
I've been reeding the "Techniques for reliable high-speed digital circuits" sticky. There is a ton in there and I'm trying to grasp at least some of it. I also learn a lot by doing and getting feedback, so this is my current PCB setup. I split each layer out. Have I made any glaring mistakes?
- GARTHWILSON
- Forum Moderator
- Posts: 8773
- Joined: 30 Aug 2002
- Location: Southern California
- Contact:
Re: 1st design
Run the planes between each pair of pads, for much better AC performance, so signals' ground return current doesn't have to veer away from the signal line and go clear around the end of the IC. There's plenty of room to get it between pads.
http://WilsonMinesCo.com/ lots of 6502 resources
The "second front page" is http://wilsonminesco.com/links.html .
What's an additional VIA among friends, anyhow?
The "second front page" is http://wilsonminesco.com/links.html .
What's an additional VIA among friends, anyhow?
Re: 1st design
GARTHWILSON wrote:
Run the planes between each pair of pads, for much better AC performance, so signals' ground return current doesn't have to veer away from the signal line and go clear around the end of the IC. There's plenty of room to get it between pads.