6502.org

Code: Select all

module pet2001roms(
			output [7:0]	data,		// cpu interface
		   	input [13:0]    addr,
                output [7:0]	chardata,	// video interface
                input [10:0]	charaddr,              
		     input       	clk
	 );

    // Arrange as 8 16x1 two-port RAMs
    genvar x;
    generate
	for (x=0; x<8; x=x+1) begin:bits
	    RAMB16_S1_S1 rom(.DIA(1'b0),
		             .DOA(data[x]),
		             .ADDRA(addr),
		             .WEA(1'b0),
		             .ENA(1'b1),
		             .SSRA(1'b0),
		             .CLKA(~clk),	// see description

                             .DIB(1'b0),
                             .DOB(chardata[x]),
                             .ADDRB({3'b101,charaddr}),
                             .WEB(1'b0),
                             .ENB(1'b1),
                             .SSRB(1'b0),
                             .CLKB(~clk)	// see description
		     );
	end
    endgenerate
   
endmodule // pet2001roms

Code: Select all

    pet2001roms1 rom( 
                     .address_a(addr[13:0]),                  
                     .address_b(charaddr),
							.q_a(rom_data),							
                     .q_b(chardata),
							.enable_a(1'b1),
							.enable_b(1'b1),
                     .clock_a(~clk),
							.clock_b(~clk)
	     );

Code: Select all

    pet2001romfull rom( 
							.q_a(rom_data),
                     .address_a(addr[13:0]),                  
                     .address_b(),
                     .q_b(),      
							.enable_a(1'b1),
							.enable_b(),             
                     .clock_a(~clk),
                     .clock_b());
		  

//Need to seperate it no Chars without		  
	    Charrom rom2(                  
                     .address(charaddr),
                     .q(chardata),                   
                     .clock(~clk)
	     );	  

Code: Select all

/* NOTE: I'm writing this from my head, this was not compiled or tested in any way */

module pet2001roms(
         output [7:0]   data,      // cpu interface
         input [13:0]   addr,

         output [7:0]   chardata,   // video interface
         input [10:0]   charaddr,             

         input          clk
    );

/* System ROM (BASIC, Editor, Kernal) */
 
reg [7:0] sys_rom_low [16383:0];

initial
begin
    $readmemh("sys_rom.hex", sys_rom);
end

always @(posedge clk)
begin
    data <= sys_rom[addr];
end

/* Character ROM */

initial
begin
    $readmemh("char_rom.hex", char_rom);
end

always @(posedge clk)
begin
    chardata <= char_rom[charaddr];
end

endmodule