Page 2 of 2

Re: Fast Mem accessed slowly

Posted: Mon Nov 03, 2025 3:53 pm
by BigDumbDinosaur
fachat wrote:
Yes of course SRAM means static.

Just I remembered that there was PSRAM at some time. E.g. https://www.alldatasheet.net/datasheet- ... 8512A.html
It's got a max CE pulse time of 10u.

But those are obsolet today I'd think

That RAM is a weird bit of hardware.  :?

Re: Fast Mem accessed slowly

Posted: Mon Nov 03, 2025 5:59 pm
by fachat
BigDumbDinosaur wrote:
fachat wrote:
Yes of course SRAM means static.

Just I remembered that there was PSRAM at some time. E.g. https://www.alldatasheet.net/datasheet- ... 8512A.html
It's got a max CE pulse time of 10u.

But those are obsolet today I'd think

That RAM is a weird bit of hardware.  :?
Indeed.

I assume they wanted to provide larger memory for the time, using dRAM and an internal dRAM controller instead of SRAM, but with an SRAM like interface. Not sure if that ever was a viable business. But they existed, and I saw them in my ancient Hitachi Memory handbook...

André

Re: Fast Mem accessed slowly

Posted: Mon Dec 22, 2025 5:25 am
by TMorita
BigDumbDinosaur wrote:
richardc64 wrote:
Has anyone experienced or heard of problems when accessing fast memory slowly? Such as 20-55nS sram being accessed with 500nS /CE?

SRAM means “static random-access memory.”  The key word here is “static,” which means the RAM merely responds to input signal states (low or high), without regard to the passage of time.  Ergo there should never be a problem with slow access, as long as you operate within the recommended DC specs, e.g., VIL, VIH, etc., observe the input setup and hold times, and input signal transition rates are within spec.
This explanation is completely wrong.

Dynamic RAM stores data using an electrical charge in a capacitor which leaks. The data degrades over time and must be refreshed.
Static RAM stores data in flip-flops, so the data is static.

Toshi