In this case that's not a problem at all, since the ARMSID runs on its own (1 MHz) clock, which can be asynchronous
to the other bus signals.
More than 2 wait-states for 8 MHz SBC
-
jaccodewijs
- Posts: 29
- Joined: 20 Mar 2019
- Location: Rotterdam, The Netherlands