6502.org Forum Projects Code Documents Tools Forum
It is currently Sun Nov 24, 2024 8:37 am

View unanswered posts | View active topics


Board index » 6502.org Users Forum » General Discussions

All times are UTC




Post new topic Reply to topic  Page 3 of 3
  [ 32 posts ]  Go to page Previous  1, 2, 3
  Previous topic | Next topic 
Author Message
Alucard
 Post subject:
PostPosted: Thu Apr 06, 2006 10:01 pm 
Offline

Joined: Tue Feb 14, 2006 2:36 pm
Posts: 11
I'm gonna do some more research into this another time. I do have one quick question. I know that BRK, IRQ and NMI are 7 clock cycles long but how about RESET?
Top
 Profile  
Reply with quote  
GARTHWILSON
 Post subject:
PostPosted: Fri Apr 07, 2006 1:18 am 
Offline
User avatar

Joined: Fri Aug 30, 2002 1:09 am
Posts: 8546
Location: Southern California
> I know that BRK, IRQ and NMI are 7 clock cycles long but how
> about RESET?

It would be an unusual case where it mattered, but the book seems to be saying it's the same number of clocks, after RST is brought high. Just keep in mind that the RST line must be held low for at least two clock cycles after Vdd is up to operating voltage.
Top
 Profile  
Reply with quote  
Display posts from previous:  Sort by  
Post new topic Reply to topic  Page 3 of 3
  [ 32 posts ]  Go to page Previous  1, 2, 3

Board index » 6502.org Users Forum » General Discussions

All times are UTC


Who is online

Users browsing this forum: No registered users and 9 guests

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to:  
6502.org is an ongoing project by Mike Naberezny and contributors.