The 65864

Topics related to older 6502-based hardware and systems including (but not limited to) the MOS Technology KIM-1, Synertek SYM-1, and Rockwell AIM-65.
barnacle
Posts: 1831
Joined: 19 Jan 2004
Location: Potsdam, DE
Contact:

Re: The 65864

Post by barnacle »

I think that by 32 and definitely by 64 bit operation, you're going to need a a memory management unit on-die. That way, you can stick with a smaller memory model for the program (unless you need bigger) and still have process-safe operation.

Neil
User avatar
BigDumbDinosaur
Posts: 9425
Joined: 28 May 2009
Location: Midwestern USA (JB Pritzker’s dystopia)
Contact:

Re: The 65864

Post by BigDumbDinosaur »

barnacle wrote:
I think that by 32 and definitely by 64 bit operation, you're going to need a a memory management unit on-die...

...along with a 64-bit data bus to avoid performance degradation.  In my opinion, such a device is no longer a 65xx processor, as the hallmark simplicity has vanished.  Also, just how would it be able to run eight-bit 6502 code?  At least that is possible with the 65C816.
x86?  We ain't got no x86.  We don't NEED no stinking x86!
jds
Posts: 196
Joined: 10 Mar 2016

Re: The 65864

Post by jds »

A cache may solve the bus width and alignment problems while still looking simple from the programmers view. This does significantly complicate the hardware, but would make it easier to use modern SDRAM.
Post Reply