plasmo wrote:
Definitely need to qualify chip selects with PHI2 high.
As BDD noted, this advice does not apply to 65xx peripheral chips (their chips selects must
not be qualified with Phi2 high).
But your design has no 65xx peripheral chips, so the only sources of concern are the RAM and to the two '273 output ports. These all need to be protected from spurious writes during the Phi2-low period (during which addresses are in transition and can't be trusted).
For the RAM you need to ensure that either (or both) /CE and /WE are high during the Phi2-low period, as Garth said.
As for the two '273 output ports, only one is presently protected. I see Phi2
is included in the logic which drives one 273's clock input, but not the other.
Attached is simple solution that protects both. Variations are possible, but the main thing is that I've replaced your '137 with a '138, and Phi2 directly drives the 138's active-high Enable input, thus preventing spurious writes.
-- Jeff
_________________
In 1988 my 65C02 got six new registers and 44 new full-speed instructions!
https://laughtonelectronics.com/Arcana/ ... mmary.html