Page 2 of 2
Re: WDC Errata
Posted: Fri Mar 30, 2018 2:59 pm
by jmthompson
On the W65C816S data sheet dated March 2000, page 16 section 2.6 talking about interrupts states that the processor only saves the program counter high, low, and status register. But later in the document in a table it shows the processor also saving the program bank register during interrupt. So it seems a little inconsistent.
It depends on whether or not the processor is in emulation mode. In emulation mode (E=1) it will not save the PBR, but in native mode (E=0) it does.
Re: WDC Errata
Posted: Fri Mar 30, 2018 3:24 pm
by Dr Jefyll
it seems a little inconsistent.
Sounds as if they merely failed to make the context clear. If the CPU is in Emulation Mode an interrupt will only push 3 bytes. But in Native Mode it'll be 4 bytes because the program bank register is also saved.
Edit: doh! I overlooked the post where jmthompson already mentioned this
Re: WDC Errata
Posted: Fri Mar 30, 2018 9:58 pm
by Alarm Siren
Perhaps the first reference is for when its working in emulation mode, the latter native mode?