WDC Errata

Let's talk about anything related to the 6502 microprocessor.
jmthompson
Posts: 127
Joined: 30 Dec 2017
Location: Detroit, Michigan, USA
Contact:

Re: WDC Errata

Post by jmthompson »

Rob Finch wrote:
On the W65C816S data sheet dated March 2000, page 16 section 2.6 talking about interrupts states that the processor only saves the program counter high, low, and status register. But later in the document in a table it shows the processor also saving the program bank register during interrupt. So it seems a little inconsistent.
It depends on whether or not the processor is in emulation mode. In emulation mode (E=1) it will not save the PBR, but in native mode (E=0) it does.
User avatar
Dr Jefyll
Posts: 3526
Joined: 11 Dec 2009
Location: Ontario, Canada
Contact:

Re: WDC Errata

Post by Dr Jefyll »

Rob Finch wrote:
it seems a little inconsistent.
Sounds as if they merely failed to make the context clear. If the CPU is in Emulation Mode an interrupt will only push 3 bytes. But in Native Mode it'll be 4 bytes because the program bank register is also saved.

Edit: doh! I overlooked the post where jmthompson already mentioned this
In 1988 my 65C02 got six new registers and 44 new full-speed instructions!
https://laughtonelectronics.com/Arcana/ ... mmary.html
User avatar
Alarm Siren
Posts: 363
Joined: 25 Oct 2016

Re: WDC Errata

Post by Alarm Siren »

Perhaps the first reference is for when its working in emulation mode, the latter native mode?
Want to design a PCB for your project? I strongly recommend KiCad. Its free, its multiplatform, and its easy to learn!
Also, I maintain KiCad libraries of Retro Computing and Arduino components you might find useful.
Post Reply