6502.org Forum  Projects  Code  Documents  Tools  Forum
It is currently Sun Nov 24, 2024 7:49 am

All times are UTC




Post new topic Reply to topic  [ 37 posts ]  Go to page Previous  1, 2, 3  Next
Author Message
PostPosted: Thu Apr 07, 2022 12:57 pm 
Offline

Joined: Sun May 30, 2021 2:16 am
Posts: 375
BigEd wrote:
Jmstein7 wrote:
... but then I read 265iromlist (cleaned up by Andrew Jacobs), which gives the code for the internal rom...

Do you have a link for this clean version? I did a quick search but it was inconclusive. Thanks!


Here you go: http://forum.6502.org/download/file.php?id=7788


Top
 Profile  
Reply with quote  
PostPosted: Thu Apr 07, 2022 1:01 pm 
Offline
User avatar

Joined: Thu Dec 11, 2008 1:28 pm
Posts: 10986
Location: England
Thanks!


Top
 Profile  
Reply with quote  
PostPosted: Thu Apr 07, 2022 11:04 pm 
Offline

Joined: Sun May 30, 2021 2:16 am
Posts: 375
BigEd wrote:
Thanks!


No problem! Hope all is well with you - it's been a while!


Top
 Profile  
Reply with quote  
PostPosted: Fri Apr 08, 2022 6:50 am 
Offline
User avatar

Joined: Thu Dec 11, 2008 1:28 pm
Posts: 10986
Location: England
Ha ha - all well thanks - holiday/vacation, friends, family, walking...


Top
 Profile  
Reply with quote  
PostPosted: Mon Apr 11, 2022 6:08 pm 
Offline

Joined: Sun May 30, 2021 2:16 am
Posts: 375
BigEd wrote:
Ha ha - all well thanks - holiday/vacation, friends, family, walking...


Okay, I've got it running at FCLK 6mhz with Port 3 at 115200 at boot. I'm still using the external clock for Timer 4. For some reason, I can't get FCLK over 6mhz. I just get garbage if I try.

Jonathan


Top
 Profile  
Reply with quote  
PostPosted: Mon Apr 11, 2022 11:49 pm 
Offline

Joined: Sat Apr 11, 2020 7:28 pm
Posts: 344
Jmstein7 wrote:
Okay, I've got it running at FCLK 6mhz with Port 3 at 115200 at boot. I'm still using the external clock for Timer 4. For some reason, I can't get FCLK over 6mhz. I just get garbage if I try.

Jonathan


I don't know how you managed to get Port 3 to run at 115200 at boot.

The ROM monitor listing has calculations for FCLK =< 6.144 Mhz, and bps =<57600.

Page 30 of the w65c265 datasheet v2.1 has the formula to get the values to program the timers for arbitrary FCLK and bps.


Top
 Profile  
Reply with quote  
PostPosted: Tue Apr 12, 2022 1:39 pm 
Offline

Joined: Sun May 30, 2021 2:16 am
Posts: 375
tokafondo wrote:

I don't know how you managed to get Port 3 to run at 115200 at boot.


Custom ROM.


Top
 Profile  
Reply with quote  
PostPosted: Wed Apr 13, 2022 12:04 pm 
Offline

Joined: Mon Sep 14, 2015 8:50 pm
Posts: 112
Location: Virginia USA
Does your custom rom contain values for calculating FCLK over 6 mhz and corresponding baud rates?
The internal rom will default to 3.68 mhz on error.
BTW congrats!

Cheers, Andy


Top
 Profile  
Reply with quote  
PostPosted: Wed Apr 13, 2022 2:20 pm 
Offline

Joined: Sun May 30, 2021 2:16 am
Posts: 375
handyandy wrote:
Does your custom rom contain values for calculating FCLK over 6 mhz and corresponding baud rates?
The internal rom will default to 3.68 mhz on error.
BTW congrats!

Cheers, Andy


Andy,

Great question! My ROM doesn't need to do that because I made FCLK independent of the baud rate. I use TIN on P60 to connect an oscillator for Timer 4. In my case, 1.8432mhz. That is what it uses to set the baud rate. Therefore, you can use whatever FCLK you desire.

Jonathan


Top
 Profile  
Reply with quote  
PostPosted: Fri Apr 15, 2022 1:28 pm 
Offline
User avatar

Joined: Tue Aug 11, 2020 3:45 am
Posts: 311
Location: A magnetic field
I presume that you want to re-assemble the W65C265's monitor program but with UART not clashing. I understand that the monitor looks for a magic string at $8000 and then runs an external program. If you're not using the region from $8000-$DEFF, it might be quicker and easier to run a patched copy of the monitor from external ROM. It might also be desirable to use an external UART.

_________________
Modules | Processors | Boards | Boxes | Beep, Beep! I'm a sheep!


Top
 Profile  
Reply with quote  
PostPosted: Sat Apr 16, 2022 7:50 pm 
Offline

Joined: Sun May 30, 2021 2:16 am
Posts: 375
Sheep64 wrote:
I presume that you want to re-assemble the W65C265's monitor program but with UART not clashing. I understand that the monitor looks for a magic string at $8000 and then runs an external program. If you're not using the region from $8000-$DEFF, it might be quicker and easier to run a patched copy of the monitor from external ROM. It might also be desirable to use an external UART.


The "magic" bytes are "WDC", and the internal rom searches a few different addresses for that. But, I agree that an external UART is desirable.


Top
 Profile  
Reply with quote  
PostPosted: Thu May 12, 2022 2:55 pm 
Offline

Joined: Sun May 30, 2021 2:16 am
Posts: 375
Okay, here she is!
Attachment:
Image.jpeg
Image.jpeg [ 4.75 MiB | Viewed 513 times ]


I found two errors, but they were simple to fix with two wires and some solder.

Testing her like crazy!


Top
 Profile  
Reply with quote  
PostPosted: Thu May 12, 2022 6:06 pm 
Offline

Joined: Tue Jul 05, 2005 7:08 pm
Posts: 1043
Location: near Heidelberg, Germany
I would have hoped for a 65256 chip version that has lots of internal RAM and boots from SPI flash, so all IO pins would be available instead of having to sacrifice them for the system bus

_________________
Author of the GeckOS multitasking operating system, the usb65 stack, designer of the Micro-PET and many more 6502 content: http://6502.org/users/andre/


Top
 Profile  
Reply with quote  
PostPosted: Fri May 13, 2022 8:01 pm 
Offline

Joined: Sun May 30, 2021 2:16 am
Posts: 375
fachat wrote:
I would have hoped for a 65256 chip version that has lots of internal RAM and boots from SPI flash, so all IO pins would be available instead of having to sacrifice them for the system bus

I guess that would have made too much sense (?)


Top
 Profile  
Reply with quote  
PostPosted: Mon May 16, 2022 10:00 pm 
Offline

Joined: Sat Apr 11, 2020 7:28 pm
Posts: 344
fachat wrote:
I would have hoped for a 65256 chip version that has lots of internal RAM and boots from SPI flash, so all IO pins would be available instead of having to sacrifice them for the system bus


Who knows... maybe some day WDC surprises all of us with a fpga based '265s, so what you say can be achieved.


Top
 Profile  
Reply with quote  
Display posts from previous:  Sort by  
Post new topic Reply to topic  [ 37 posts ]  Go to page Previous  1, 2, 3  Next

All times are UTC


Who is online

Users browsing this forum: Google [Bot] and 70 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to: