Yes, I'm letting the fitter set the pin assignments. I know from past experience with the Xilinx chips to let the fitter do that initially. Then its possible to adjust them in small increments if desired.

My state machine clock was the source of the errors. It was also defined towards the bottom of the source. I ended up defining the clock logic as a node and then reference the node as the clock source and that seemed to work better. I'm not sure why that was needed because clock sources can be derived from a product term.

Anyway, I'm happy that the source compiles now and am verifying all the logic has been properly translated.

Thanks all for your support.

Daryl

_________________
Please visit my website -> https://sbc.rictor.org/

I have gone over the fitter report and I believe all is behaving as it should.

My next step will be to get an actual ATF1504 programmed and tested. That may take some time as my free time is very limited these days.

I am posting the source and fitter file for those who may want to give it a try, or at least look it over.

Thanks!

Daryl

_________________
Please visit my website -> https://sbc.rictor.org/

Forgive me, I am apparently being dense, but I am having trouble understanding the relationship between and .

I am working on a W65C265 project, I have done a few in the past, but this time I need SPI support. I have programmed a XC9572XL to be a 65SPI. The interface makes sense, except for what to do with and .

I am using CS1B on the '265 to map the the 65SPI into the address range of (00)DFC0-(00)DFFF, but are and mirrors of each other, or do I pick which I want to use, or is it something completely else.

I can't find any schematics that show its use that have those pins named in the schematic.

As I say, I am sure I am just being dense, but could anyone clarify this for me?

Having two chip selects often makes address decoding simpler and potentially faster (with fewer cascaded gates), and having one be positive logic and one be negative logic often helps too. This is common with 65xx I/O ICs. Take advantage and use them both.

_________________
http://WilsonMinesCo.com/ lots of 6502 resources
The "second front page" is http://wilsonminesco.com/links.html .
What's an additional VIA among friends, anyhow?

The device is selected only when CS1 is high and /CS2 is low. All other combinations cause it to be de-selected.

In a simple scenario you might choose not to use CS1 (permanently tying it high instead), and drive /CS2 from a suitable address decoder. Or, you might tie /CS2 low, and drive CS1 from a suitable decoder. In other scenarios you might wish to actively use both, as Garth suggests.

-- Jeff

ps- welcome, jockm !

_________________
In 1988 my 65C02 got six new registers and 44 new full-speed instructions!
https://laughtonelectronics.com/Arcana/ ... mmary.html

There's a table at the bottom of page 2 in the manual titled "Register Address Map" showing the CS relationship. As Garth said, many 65xx IO chips used that configuration so I implemented on my design as well.

Daryl

_________________
Please visit my website -> https://sbc.rictor.org/

Awesome, thank you. Everything has clicked into place now

I confess I have not had any time to work on this more. I see the files have been downloaded over 60 times. Has anyone tried it out on an ATF1504?

I'd be interested in any feedback.

thanks!

Daryl

_________________
Please visit my website -> https://sbc.rictor.org/

Yeah for whatever reason I just wasn't seeing it. Brain got hung up on the slightly different naming (/ vs B) for no good reason and I couldn't see past it. The fog has lifted

Glad to hear it - we've all been there

Daryl

_________________
Please visit my website -> https://sbc.rictor.org/

Welcome to the forum, jockm!



Feel free to start a thread about your project and your progress! Or just drop in when you have a question or a major triumph. Or introduce yourself.

Hi Daryl,

I downloaded the PLD and was puzzled about the error message



When I checked the file I found that you are using the "NODE" as opposed to the "PINNODE" statement for burried cells. After replacing them it now compiles without
error messages



I'm planning to integrate it into one of my 6502SBCs, but not too soon as I'm still very busy with other projects (I'm looking for a SPI interface for my PDP-11, which is the reason I took a look at your code)

In any case thanks a lot for sharing and migrating your code to the still available 5-volts CPLD.

Peter

Hi Peter,

Thanks for the recommendation. I'll give that change a try.

As far as I know, you will be the first to put this code to test. I never got around to buying parts to test it. I'll be interested in hearing your progress.

Thanks!

Daryl

_________________
Please visit my website -> https://sbc.rictor.org/

Would it be possible to use the original 65SPI and use the newer one later when it's been perfected? I mean from a programming perspective. I have a project that needs SPI, and this is the only reasonable method of getting it.

The 65SPI was originally implemented on a no-longer-produced CPLD. It's not really possible to do that.
The new one is just the old one that's been adapted, and it's probably already fine. As I understand it, it's just that nobody has tested it in a currently-available CPLD like the ATF1504.