Just started building my new 65C02 project (which appears in various threads on this forum
). As this subject seems to cause glassy-eyed syndrome in my friends and work colleagues, I thought I'd share my project here
.
So far:
- I've attached the main wirewrap sockets
- Soldered the smoothing caps on the underside for each IC and added some larger caps (1x 33uF tant and 1x 1000uF electrolytic)
- Soldered pull up resistors for the CPU pins that need it
- Put in a star ground and star VDD plane to a central 14 pin wire wrap socket
- Implemented dual size fitting for SRAM - standard DIL plus another line for adapter with 12ns IC.
- Added Power regulation
- Wired up the power VDD and VSS/GND pins of the sockets
- Wired up the address and data buses
- Wired up VIA PA and PB external lines for both ICs to pin headers
- Created the first decoder GAL
- Fitted a D type flipflop to allow for better phi2 drive capability
- Implemented Reset and NMI buttons
To-do:
- Create the second decoder GAL for expanded (paged) memory banks and IRQ handling
- Wire up the control bus
- Write some firmware for the EPROM(!)
Later to-do:
- Add RS232
- Add RTC with battery backup
Here's a picy:
Attachment:
newproject.JPG [ 756.41 KiB | Viewed 1804 times ]