It takes 7 cycles because a RESET is just a BRK command ordered via hardware.
T0 fetch brk opcode
T1 discarded data read cycle
T2 Push High byte stack pointer to Stack
T3 Push Low byte stack pointer to Stack
T4 Push Status register to Stack
T5 Fetch low order byte for RESET VECTOR FFFC
T6 Fetch High order byte for RESET VECTOR FFFD
you can see it in the 6502 schematic
https://blog.espaciotec.com.ar/wp-conte ... /06/18.pngThe Predecode logic inserts an OPCODE of 00 or BREAK when a reset is pushed.
Regards
Carlinho