Working with Xilinx BGA packages
Re: Working with Xilinx BGA packages
If you ever do check the temperature with an infrared thermometer, do let us know how well the PID display correlates.
In theory, there is no difference between theory and practice. In practice, there is. ...Jan van de Snepscheut
Re: Working with Xilinx BGA packages
Be aware that IR thermometers don't work well on aluminum, at least not without adjusting. I'd put an empty PCB on the hotplate, and measure that instead.
- BitWise
- In Memoriam
- Posts: 996
- Joined: 02 Mar 2004
- Location: Berkshire, UK
- Contact:
Re: Working with Xilinx BGA packages
Arlet wrote:
ElEctric_EyE wrote:
120VAC scares the hell out of me!
When he was in the US Navy he'd be taught to escape from smoke filled submarine compartments using the back of his hand to feel his way around in case there were any live cables.
I can testify that 230-240V gives you quite a kick.
Andrew Jacobs
6502 & PIC Stuff - http://www.obelisk.me.uk/
Cross-Platform 6502/65C02/65816 Macro Assembler - http://www.obelisk.me.uk/dev65/
Open Source Projects - https://github.com/andrew-jacobs
6502 & PIC Stuff - http://www.obelisk.me.uk/
Cross-Platform 6502/65C02/65816 Macro Assembler - http://www.obelisk.me.uk/dev65/
Open Source Projects - https://github.com/andrew-jacobs
Re: Working with Xilinx BGA packages
Arlet wrote:
Be aware that IR thermometers don't work well on aluminum, at least not without adjusting. I'd put an empty PCB on the hotplate, and measure that instead.
On a different note, I believe that solder balls are 63% tin and 37% xxxsolderxxx lead. According to wikipedia https://en.wikipedia.org/wiki/Soldering#Solders, this mix is eutectic, meaning that it has a melting point of 183C (not a range) - it transitions straight to liquid from solid.
There is a slight heat gradient between the heating elements (my heaters are 80mm apart). This will require setting the temperature a little higher. If there is a next time, I will probably put more heating elements spaced closer together. The current set up is workable, but I have to figure out the temperatures - right now I am just guessing.
In my later, successful experiments, I jammed the plate temperature way up, to 250C. This melts the balls in around 15-20 seconds (I will time it next time). The board then has to be removed quickly (and carefully) to avoid smoking the FR4.
I would like to lower the temperature a little. I know that at around 200 it seemed to take forever to heat it. I had no luck until I set it to 220 or so.
Looking at some profiles on the Internet... I see wave soldering going up to 260C, IR heating to 230C, etc... Perhaps I am not that far off.
Given the complete lack of calibration of any kind, this is not very helpful. I should spring for a thermometer, or at least verify with another thermocouple setup (I am thinking about a PID-controlled toaster oven next).
Last edited by enso on Fri Jun 28, 2013 7:03 pm, edited 1 time in total.
In theory, there is no difference between theory and practice. In practice, there is. ...Jan van de Snepscheut
Re: Working with Xilinx BGA packages
enso wrote:
I believe that solder balls are 63% tin and 37% solder.
Quote:
Looking at some profiles on the Internet... I see wave soldering going up to 260C, IR heating to 230C, etc... Perhaps I am not that far off.
Given the complete lack of calibration of any kind, this is not very helpful. I should spring for a thermometer, or at least verify with another thermocouple setup (I am thinking about a PID-controlled toaster oven next).
Given the complete lack of calibration of any kind, this is not very helpful. I should spring for a thermometer, or at least verify with another thermocouple setup (I am thinking about a PID-controlled toaster oven next).
-
ElEctric_EyE
- Posts: 3260
- Joined: 02 Mar 2009
- Location: OH, USA
Re: Working with Xilinx BGA packages
Arlet wrote:
...However, the aluminum may be heated evenly, you still need a good board design to make sure the balls all reach the same temperature.
Is it possible to have a via for every pin of a BGA package? I would think so off the top of my head...
I have a desoldering station which has a hot air gun. Maybe this, in conjunction with the hotplate, would help bring the temps up quicker without cooking the FR4 board material. Not sure if air blowing would move the BGA package though...
Re: Working with Xilinx BGA packages
ElEctric_EyE wrote:
Is it possible to have a via for every pin of a BGA package?
With reasonable widths, such as 6 mil traces and 13 mil via holes with 7 mil rings, your via will take up the entire space between pins. That means you can't have any other traces going through that square, top or bottom of the via layer.
With 2 layers, as soon as you put a via down, you are finished for that square. The first two rows of balls can go straight out; the third can go to vias and routed out from below; the fourth can go to vias and route out in-between the third row's vias. Finito. In practice you have some power pins that break the pattern.
But anyhow, as soon as you put in two rows of vias you have a perfect roadblock [EDIT] for the board layers those vias penetrate.
Last edited by enso on Fri Jun 21, 2013 5:26 pm, edited 1 time in total.
In theory, there is no difference between theory and practice. In practice, there is. ...Jan van de Snepscheut
Re: Working with Xilinx BGA packages
ElEctric_EyE wrote:
I have a desoldering station which has a hot air gun. Maybe this, in conjunction with the hotplate, would help bring the temps up quicker without cooking the FR4 board material. Not sure if air blowing would move the BGA package though...
In theory, there is no difference between theory and practice. In practice, there is. ...Jan van de Snepscheut
-
ElEctric_EyE
- Posts: 3260
- Joined: 02 Mar 2009
- Location: OH, USA
Re: Working with Xilinx BGA packages
Last week I started to do a power layout for the FT256 Spartan 6 XC6SLX25. In the pic all the GNDs & VCCs are the smallest via's available from EPCB: .026" metal around a .008" hole. The other BGA pads are .016". This will be a 4 layer board, 2 inner layers are power/ground planes. These planes may help disperse the heat from a hotplate more evenly than a 2 layer board.
Re: Working with Xilinx BGA packages
Another success with a 484-pin BGA. 6502 playground rev.C - works like a charm, at least flashing an LED. Power regulators and an oscillator are mounted:
In theory, there is no difference between theory and practice. In practice, there is. ...Jan van de Snepscheut
-
ElEctric_EyE
- Posts: 3260
- Joined: 02 Mar 2009
- Location: OH, USA
Re: Working with Xilinx BGA packages
Consistency is nice work enso!...
This is my progress so far of a top level layer board so far, without concern for other specialized pins. VIAs are powers/GNDs as mentioned before.
This is my progress so far of a top level layer board so far, without concern for other specialized pins. VIAs are powers/GNDs as mentioned before.
Re: Working with Xilinx BGA packages
You are on your way!
In theory, there is no difference between theory and practice. In practice, there is. ...Jan van de Snepscheut
-
ElEctric_EyE
- Posts: 3260
- Joined: 02 Mar 2009
- Location: OH, USA
Re: Working with Xilinx BGA packages
Some of the remaining signal pins could be routed to the bottom layer using more vias, but I didn't want to cloud that layout as it shows the most basic number of pins one can easily route using a 16x16 1mm BGA package on one layer.
-
ElEctric_EyE
- Posts: 3260
- Joined: 02 Mar 2009
- Location: OH, USA
3D Circuit Boards
3-D Circuit Boards.
Now one issue that I have been trying to think about out of the box, is bypass capacitor placement. I've seen the layouts with all the bypass caps surrounding the BGA on the top layer. This can be done better IMO.
The one person who inspired me to think out of the box is Garth Wilson, with his idea on placing SMT cap's inside of a via on a 2-layer board. Today I think I figured out a feasible way to implement the same concept, although it is labor intensive, using a 2-layer board (although only the ground plane is used) which is soldered in at the last stage. There may be more uses of the other plane, But here is the process:
Manufacture a 4-layer board made with a 256-pin 1mm BGA, using power/GND vias.
Manufacture a 2-layer bypass capacitor board, same dimensions as the BGA (not the large 4-layer board) with holes drilled at same power/GND via locations. On this board, the vias will be large enough to accommodate the SMT caps. All GND vias with go straight through and connect both boards.
Solder the BGA IC to the top of the 4-layer board.
Solder the bypass caps vertically on each power via on the bottom of the 4-layer board. (this is the tough part)
Place the 2-layer bypass capacitor board on top of all the caps, and solder them in, using the smallest amount of solder, no flux.
The constraints of this idea are:
The width of the BGA power vias will limit pretty much limit the width of the bypass capacitors.
Similarly, the thickness of the bypass board limits the bypass capacitor values.
...
Now one issue that I have been trying to think about out of the box, is bypass capacitor placement. I've seen the layouts with all the bypass caps surrounding the BGA on the top layer. This can be done better IMO.
The one person who inspired me to think out of the box is Garth Wilson, with his idea on placing SMT cap's inside of a via on a 2-layer board. Today I think I figured out a feasible way to implement the same concept, although it is labor intensive, using a 2-layer board (although only the ground plane is used) which is soldered in at the last stage. There may be more uses of the other plane, But here is the process:
Manufacture a 4-layer board made with a 256-pin 1mm BGA, using power/GND vias.
Manufacture a 2-layer bypass capacitor board, same dimensions as the BGA (not the large 4-layer board) with holes drilled at same power/GND via locations. On this board, the vias will be large enough to accommodate the SMT caps. All GND vias with go straight through and connect both boards.
Solder the BGA IC to the top of the 4-layer board.
Solder the bypass caps vertically on each power via on the bottom of the 4-layer board. (this is the tough part)
Place the 2-layer bypass capacitor board on top of all the caps, and solder them in, using the smallest amount of solder, no flux.
The constraints of this idea are:
The width of the BGA power vias will limit pretty much limit the width of the bypass capacitors.
Similarly, the thickness of the bypass board limits the bypass capacitor values.
...
Re: 3D Circuit Boards
ElEctric_EyE wrote:
The one person who inspired me to think out of the box is Garth Wilson, with his idea on placing SMT cap's inside of a via on a 2-layer board....
A week ago I sent off a PCB order to test out the 603 cap inside a via. Unfortunately, oshpark will not do unplated vias, so I put down two pads and will drill it myself. According to oshpark, American fabs will always plate holes with pads on both sides. I found Chinese fabs that will do unplated holes though.
Having thought about it for a while, other than more compact and nicer looking design, it is easier to just keep the caps on the surface. I will report.
In theory, there is no difference between theory and practice. In practice, there is. ...Jan van de Snepscheut