6502.org Forum  Projects  Code  Documents  Tools  Forum
It is currently Wed May 15, 2024 3:30 pm

All times are UTC




Post new topic Reply to topic  [ 63 posts ]  Go to page Previous  1, 2, 3, 4, 5
Author Message
 Post subject: Re: Visualizing the 6502
PostPosted: Sun Jan 04, 2015 10:41 am 
Offline
User avatar

Joined: Thu Dec 11, 2008 1:28 pm
Posts: 10800
Location: England
Good spot - something isn't right there. If you toggle the layer visibilities you'll see, I think, that this node corresponds to a protection structure - which would made sense if clk1out was an input.

And in fact, in the case of the 6501, this pin is an input! We believe the 6501 and 6502 differ only in the contact mask. So, with some switching of contacts, the output driver for this pad can be disconnected and the pad connected as an input instead - at which point the input protection structure makes sense.

Here's a snippet from the schematic:
Attachment:
File comment: Excerpt from 6502 schematic showing Phi1 pin direction can be configured as input for 6501 product.
Credit: “MOS Technology, 1974-75, 6502 rev C. For educational use only.”

6502-6501-phi1-input-output-annot.png
6502-6501-phi1-input-output-annot.png [ 629.1 KiB | Viewed 1627 times ]


The X in box annotation is, we believe, the indication of difference between 6501 and 6502. See
http://www.visual6502.org/wiki/index.ph ... atic_Notes
for more.

Cheers
Ed


Top
 Profile  
Reply with quote  
 Post subject: Re: Visualizing the 6502
PostPosted: Mon Jan 05, 2015 11:17 am 
Offline
User avatar

Joined: Sun Jan 04, 2015 9:55 am
Posts: 5
BigEd wrote:
Good spot - something isn't right there. If you toggle the layer visibilities you'll see, I think, that this node corresponds to a protection structure - which would made sense if clk1out was an input.

And in fact, in the case of the 6501, this pin is an input! We believe the 6501 and 6502 differ only in the contact mask. So, with some switching of contacts, the output driver for this pad can be disconnected and the pad connected as an input instead - at which point the input protection structure makes sense.

Thanks, that makes a lot of sense.
I've learned more about transistor-level chip design, as well as a bit of Verilog, in a few days of playing around with your simulation and supporting tutorials and scripts, than I'd learned in four years of working at ASML :D


Top
 Profile  
Reply with quote  
 Post subject: Re: Visualizing the 6502
PostPosted: Mon Jan 05, 2015 1:51 pm 
Offline
User avatar

Joined: Thu Dec 11, 2008 1:28 pm
Posts: 10800
Location: England
That's very nice to hear - thanks! I will pass it on to the rest of the team.


Top
 Profile  
Reply with quote  
Display posts from previous:  Sort by  
Post new topic Reply to topic  [ 63 posts ]  Go to page Previous  1, 2, 3, 4, 5

All times are UTC


Who is online

Users browsing this forum: No registered users and 2 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to: