6502.org Forum  Projects  Code  Documents  Tools  Forum
It is currently Sat Apr 27, 2024 12:40 pm

All times are UTC




Post new topic Reply to topic  [ 6 posts ] 
Author Message
PostPosted: Thu Dec 01, 2005 8:15 pm 
Offline

Joined: Thu Dec 01, 2005 8:11 pm
Posts: 3
Hey!
I've started looking at the NES a little for a school project (computer architecture). There are two things that I havn't been able to get an answer too on the web:
1. What is the purpose of memory mirroring?
2. Why is there a lpc and an hpc?

Thankful for any help!!
/Magnus


Top
 Profile  
Reply with quote  
PostPosted: Fri Dec 02, 2005 3:19 am 
Offline

Joined: Sat Jan 04, 2003 10:03 pm
Posts: 1706
repstosw wrote:
1. What is the purpose of memory mirroring?


This question is too ambiguous to answer. Can you give some additional context on what you mean by "memory mirroring?"

Quote:
2. Why is there a lpc and an hpc?


The 6502 processes all data 8-bits at a time, so the 16-bit "register" that we call the program counter is, in reality, implemented as 2 8-bit registers, PCL and PCH.


Top
 Profile  
Reply with quote  
 Post subject:
PostPosted: Fri Dec 02, 2005 6:17 am 
Offline

Joined: Thu Dec 01, 2005 8:11 pm
Posts: 3
1. Oh, sorry... Well, the NES (6502) memory has the range from $0000 to $08ff mirrored three times, up to $1fff. And at $2000 there is an 8-byte range that is mirrored every 8 bytes up to $4000. I don't understand why you would want to place the same data in several places in the memory! There must be some purpose of this, and I'd like to know what it is :)

2. Aah I should've figured that one out myself! ;)


Top
 Profile  
Reply with quote  
 Post subject:
PostPosted: Fri Dec 02, 2005 7:25 am 
Offline
User avatar

Joined: Fri Aug 30, 2002 1:09 am
Posts: 8428
Location: Southern California
I can't claim any familiarity with NES products, but what you're describing is a common effect of address-decoding simplification done when you don't need the whole address space. Such simplification not only reduces the number of parts needed, but avoids added propagation delays through the levels of glue logic. The unwanted added delays can reduce the maximum operating clock speed.


Top
 Profile  
Reply with quote  
 Post subject:
PostPosted: Sat Dec 03, 2005 12:40 pm 
Offline

Joined: Thu Dec 01, 2005 8:11 pm
Posts: 3
Ok, I think I understand now!


Top
 Profile  
Reply with quote  
PostPosted: Sun Dec 04, 2005 11:58 pm 
Offline

Joined: Thu Jan 16, 2003 12:55 pm
Posts: 64
Location: Indianapolis
Also (in the case of the video RAM for the tile map) it gave the cartridge designer some flexibility with less RAM. For the PPU there's 2kB of internal VRAM in a 4kB address space. A full screen uses 1kB. The NES brings an address input to the cart edge, so you can set the screens to be mirrored horizontally or vertically, depending what kind of scrolling you want to do in your program.


Top
 Profile  
Reply with quote  
Display posts from previous:  Sort by  
Post new topic Reply to topic  [ 6 posts ] 

All times are UTC


Who is online

Users browsing this forum: No registered users and 22 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to: