6502.org Forum  Projects  Code  Documents  Tools  Forum
It is currently Sun Nov 10, 2024 10:27 pm

All times are UTC




Post new topic Reply to topic  [ 13 posts ] 
Author Message
 Post subject: Non-overlapping clocks
PostPosted: Fri Feb 19, 2021 5:10 pm 
Offline

Joined: Mon May 21, 2018 8:09 pm
Posts: 1462
Occasionally when working with old logic, you may find you need a non-overlapping complementary clock signal. Here's how to construct one without resorting to rare, out-of-production clock generator ICs:

1: Generate the positive clock and its complement in the manner of your choosing. They might be the complementary outputs of a flipflop, or simply generating the negative clock by passing the positive one through a NOT gate. These signals are synchronised in the long term, but are not guaranteed to be non-overlapping. We'll call them A and B.

2: Cross-couple a pair of NOR gates, as if you were building an SR flipflop. Connect A and B to the free inputs. The outputs are E and F, which are guaranteed to both be low for at least one gate delay between either being high. This guarantees that they are non-overlapping.

Hence E = ~(A | F), F = ~(B | E). This means F will have the polarity of A and E will have the polarity of B.


Attachments:
Screen Shot 2021-02-19 at 7.09.56 pm.png
Screen Shot 2021-02-19 at 7.09.56 pm.png [ 15.14 KiB | Viewed 1601 times ]
Top
 Profile  
Reply with quote  
PostPosted: Sat Feb 20, 2021 12:01 pm 
Offline

Joined: Tue Jul 05, 2005 7:08 pm
Posts: 1042
Location: near Heidelberg, Germany
nice!

_________________
Author of the GeckOS multitasking operating system, the usb65 stack, designer of the Micro-PET and many more 6502 content: http://6502.org/users/andre/


Top
 Profile  
Reply with quote  
PostPosted: Sat Feb 20, 2021 12:28 pm 
Offline
User avatar

Joined: Thu Dec 11, 2008 1:28 pm
Posts: 10977
Location: England
I think the 6502's on-chip clock generator does something very like this!
viewtopic.php?f=1&t=2412


Top
 Profile  
Reply with quote  
PostPosted: Sat Feb 20, 2021 3:27 pm 
Offline

Joined: Mon May 21, 2018 8:09 pm
Posts: 1462
One place where you might need this is when driving the 6512, which requires a Phi1 clock as an input rather than producing it as an output. This is the clocking scheme also used by the MC6800, for which Motorola provided a specialised, external clock generator IC. The basic 6502 was really designed around attaching a crystal or other resonator directly to the CPU.

The 6809E (and 6309E) requires a quadrature clock (E and Q) instead, with no requirement for complements or avoidance of overlap. The non-E suffixed versions generate E/Q clocks from a built-in oscillator. Generating a quadrature clock could be useful for DRAM based systems, even if the CPU doesn't actually require it. This is straightforward with a pair of cross-coupled JK flipflops, both clocked by the master oscillator at 4x output frequency. Given a master clock and its complement, you may only need 2x frequency although there may then be a slight phase offset from the ideal 90°. Both options are illustrated in the attached.


Attachments:
Screen Shot 2021-02-20 at 5.26.13 pm.png
Screen Shot 2021-02-20 at 5.26.13 pm.png [ 37.33 KiB | Viewed 1554 times ]
Top
 Profile  
Reply with quote  
PostPosted: Sun Feb 21, 2021 6:38 pm 
Offline
User avatar

Joined: Sun Nov 27, 2011 12:03 pm
Posts: 229
Location: Amsterdam, Netherlands
Chromatix wrote:
Occasionally when working with old logic, you may find you need a non-overlapping complementary clock signal. Here's how to construct one without resorting to rare, out-of-production clock generator ICs:

It is a neat trick. But I'd say that overlap should apply to 0 as well as 1. I.e. simply an inverter and non-inverter with equal propagation delay in parallel. :-)


Top
 Profile  
Reply with quote  
PostPosted: Sun Feb 21, 2021 6:42 pm 
Offline

Joined: Mon May 21, 2018 8:09 pm
Posts: 1462
That may get you approximately simultaneous transitions of the two clock phases, which is sometimes what you want, but I'm talking here about devices which specifically require the guarantee that the two phases will never be high simultaneously. This is typically because they rely on dynamic logic, which would exhibit shoot-through in that case.


Top
 Profile  
Reply with quote  
PostPosted: Sun Feb 21, 2021 7:05 pm 
Offline
User avatar

Joined: Sun Nov 27, 2011 12:03 pm
Posts: 229
Location: Amsterdam, Netherlands
Chromatix wrote:
That may get you approximately simultaneous transitions of the two clock phases, which is sometimes what you want, but I'm talking here about devices which specifically require the guarantee that the two phases will never be high simultaneously. This is typically because they rely on dynamic logic, which would exhibit shoot-through in that case.

Yes. But I'd call that a 'non-overlapping high', not 'non-overlapping'. Just nitpicking, sorry.


Top
 Profile  
Reply with quote  
PostPosted: Sun Feb 21, 2021 8:40 pm 
Offline

Joined: Mon May 21, 2018 8:09 pm
Posts: 1462
It is specifically referring to the active periods of each clock phase being non-overlapping. If you need such signals to be active-low, simply substitute NANDs for the NORs in the first circuit above.


Top
 Profile  
Reply with quote  
PostPosted: Sun Feb 21, 2021 8:52 pm 
Offline
User avatar

Joined: Sun Nov 27, 2011 12:03 pm
Posts: 229
Location: Amsterdam, Netherlands
Chromatix wrote:
It is specifically referring to the active periods of each clock phase being non-overlapping. If you need such signals to be active-low, simply substitute NANDs for the NORs in the first circuit above.

I argue purely about the terminology, not the practical aspects.


Top
 Profile  
Reply with quote  
PostPosted: Sun Feb 21, 2021 8:53 pm 
Offline
User avatar

Joined: Thu Dec 11, 2008 1:28 pm
Posts: 10977
Location: England
The nice thing about the cross-coupled NORs, if done right, is that the feedback signal can be from the actual clocks, so even if the two phases have different loads, the cross-coupling works out.

Approaches without that sort of feedback may need to be carefully balanced.


Top
 Profile  
Reply with quote  
PostPosted: Mon Feb 22, 2021 1:39 pm 
Offline
User avatar

Joined: Fri Nov 09, 2012 5:54 pm
Posts: 1431
Generation of two non_overlapping complementary clock signals.

Starting to remember, that we had that sort of topic when dissecting the SID.

Image


Top
 Profile  
Reply with quote  
PostPosted: Mon Feb 22, 2021 4:19 pm 
Offline

Joined: Mon May 21, 2018 8:09 pm
Posts: 1462
That diagram uses the DIN symbol for the NOR gates, which is extremely confusing when combined with the background grid which happens to align with the internal stripes.


Top
 Profile  
Reply with quote  
PostPosted: Tue Feb 23, 2021 7:24 am 
Offline
User avatar

Joined: Fri Nov 09, 2012 5:54 pm
Posts: 1431
Sorry that, for the first schematics in the SID thread the grid was turned on.

I'm adding a simplified (and maybe less confusing) monochrome picture:

Attachment:
2phase_clk.png
2phase_clk.png [ 5.07 KiB | Viewed 1410 times ]


Top
 Profile  
Reply with quote  
Display posts from previous:  Sort by  
Post new topic Reply to topic  [ 13 posts ] 

All times are UTC


Who is online

Users browsing this forum: No registered users and 4 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to: