6502.org Forum  Projects  Code  Documents  Tools  Forum
It is currently Sun Nov 24, 2024 9:29 pm

All times are UTC




Post new topic Reply to topic  [ 59 posts ]  Go to page Previous  1, 2, 3, 4  Next
Author Message
 Post subject:
PostPosted: Mon Oct 17, 2011 11:55 pm 
Offline

Joined: Mon Mar 02, 2009 7:27 pm
Posts: 3258
Location: NC, USA
Nightmaretony wrote:
...//dip fan :)

_________________
65Org16:https://github.com/ElEctric-EyE/verilog-6502


Top
 Profile  
Reply with quote  
 Post subject:
PostPosted: Tue Oct 18, 2011 11:22 am 
Offline

Joined: Mon Mar 02, 2009 7:27 pm
Posts: 3258
Location: NC, USA
Off-Topic: This is one of those morning after moments, where I wonder what I was thinking when I wrote the above :lol:. Sorry, but it doesn't happen too often at least.

On-Topic:
Nightmaretony wrote:
BGA has a problem of heat warpage, balls losing contact and repair capability. Notice how all the newer systems have such issues with their BGAs, creating such joys as the red ring of death....

What systems?

_________________
65Org16:https://github.com/ElEctric-EyE/verilog-6502


Top
 Profile  
Reply with quote  
 Post subject:
PostPosted: Wed Oct 19, 2011 6:34 pm 
Offline
User avatar

Joined: Thu Dec 11, 2008 1:28 pm
Posts: 10986
Location: England
Nightmaretony wrote:
BGA has a problem of heat warpage, balls losing contact and repair capability. Notice how all the newer systems have such issues with their BGAs, creating such joys as the red ring of death....


//dip fan :)
Just saw a link to baking an HP printer board for 8mins (every 6 months) to keep it functional - maybe that's a poor man's reworking station.


Top
 Profile  
Reply with quote  
 Post subject:
PostPosted: Wed Oct 19, 2011 9:02 pm 
Offline
User avatar

Joined: Mon Aug 08, 2011 2:48 pm
Posts: 808
Location: Croatia
I registered and asked for help on the easy68k forum, now lets hope that help arrives :D .
If it goes all right, i will be able to use it in my 68k project, and maybe one day in my 6502 sbc...


Top
 Profile  
Reply with quote  
 Post subject:
PostPosted: Thu Oct 20, 2011 7:34 pm 
Offline
User avatar

Joined: Mon Aug 08, 2011 2:48 pm
Posts: 808
Location: Croatia
Here are the 68k macros:http://www.easy68k.com/EASy68Kforum/viewtopic.php?t=1049, now somebody should make them compatible for the 6502...


Top
 Profile  
Reply with quote  
PostPosted: Fri May 04, 2012 9:03 pm 
Offline
User avatar

Joined: Mon Aug 08, 2011 2:48 pm
Posts: 808
Location: Croatia
I found that a seller on ebay sells lots of MC68882 in plcc package for just a few $, i was thinking to add it to my sbc.

http://cgi.ebay.com/ws/eBayISAPI.dll?ViewItem&item=110861459891


Top
 Profile  
Reply with quote  
PostPosted: Sun May 06, 2012 3:55 am 
Offline
User avatar

Joined: Mon Aug 08, 2011 2:48 pm
Posts: 808
Location: Croatia
I bought two, one for the graphic project, another for my sbc...


Top
 Profile  
Reply with quote  
 Post subject: Re:
PostPosted: Mon Jul 02, 2012 4:04 am 
Offline
User avatar

Joined: Thu Mar 11, 2004 7:42 am
Posts: 362
dclxvi wrote:
There was a floating point card for the Apple II called the Floating Point Engine that used a 68881. I don't know much about it other than that, though (I don't know how it worked). I read about it in a 1988 (or so) issue of Call-A.P.P.L.E.


For anyone interested, I have dug out the magazine in question. It is the "Programming on the Apple IIGS with APW" article by Mike Westerfield in the June 1988 issue of Call-A.P.P.L.E (pp. 30-36). The article discusses integer, fixed-point, floating-point, and BCD math, and Apple's SANE math library. There are speed comparisons with the Floating Point Engine, but it doesn't really describe how the Floating Point Engine works.


Top
 Profile  
Reply with quote  
PostPosted: Mon Sep 01, 2014 2:15 am 
Offline
User avatar

Joined: Sun Dec 29, 2002 8:56 pm
Posts: 460
Location: Canada
The low cost of FPU's on ebay (<$10) has got me wondering (late night musings).

I'm wondering how hard it would be to stack multiple 68882's in order to create a vector FPU. I note that for the peripheral interfacing all the signals except CS/ can be connected in parallel. By sending the same command to all 68882's it should be possible to do vector operations.

Can the pins of an PLCC package be "unbent" and would they be long enough to solder the 68882's into a stack ?

Where's the best place in a 65816 memory map for a block of FPU's ?

_________________
http://www.finitron.ca


Top
 Profile  
Reply with quote  
PostPosted: Mon Sep 01, 2014 5:11 am 
Offline
User avatar

Joined: Fri Aug 30, 2002 1:09 am
Posts: 8546
Location: Southern California
Quote:
Can the pins of a PLCC package be "unbent" and would they be long enough to solder the 68882's into a stack?

I just tried it with a junk 84-lead PLCC, and it reaches, but with absolutely no overlap, which might mean it would be unreliable, like soldering wires end to end with no overlap (although wires usually have to be able to handle more tug).

_________________
http://WilsonMinesCo.com/ lots of 6502 resources
The "second front page" is http://wilsonminesco.com/links.html .
What's an additional VIA among friends, anyhow?


Top
 Profile  
Reply with quote  
PostPosted: Mon Sep 01, 2014 7:32 am 
Offline
User avatar

Joined: Thu May 28, 2009 9:46 pm
Posts: 8514
Location: Midwestern USA
GARTHWILSON wrote:
Quote:
Can the pins of an PLCC package be "unbent" and would they be long enough to solder the 68882's into a stack ?

I just tried it with a junk 84-lead PLCC, and it reaches, but with absolutely no overlap, which might mean it would be unreliable, like soldering wires end to end with no overlap (although wires usually have to be able to handle more tug).

I'm surprised none of the pins broke off from being bent that much. Seems like a shaky proposition to me.

_________________
x86?  We ain't got no x86.  We don't NEED no stinking x86!


Top
 Profile  
Reply with quote  
PostPosted: Mon Sep 01, 2014 8:07 am 
Offline
User avatar

Joined: Fri Aug 30, 2002 1:09 am
Posts: 8546
Location: Southern California
I didn't do all the pins, just one, then put the corner of another PLCC under the corner where I straightened the one pin, to see if it would reach. I think the hard part would be getting all the pins straight enough. Since it barely reached, I don't think I'll be trying the whole thing.

_________________
http://WilsonMinesCo.com/ lots of 6502 resources
The "second front page" is http://wilsonminesco.com/links.html .
What's an additional VIA among friends, anyhow?


Top
 Profile  
Reply with quote  
PostPosted: Mon Sep 01, 2014 8:22 am 
Offline
User avatar

Joined: Thu Dec 11, 2008 1:28 pm
Posts: 10986
Location: England
If I were tackling this, I'd consider soldering vertical bare wires to the original "pins" of the PLCCs: I'd put in a millimetre or two of air gap as well, as a nod to heat management.

Cheers
Ed


Top
 Profile  
Reply with quote  
PostPosted: Sat May 30, 2020 1:40 pm 
Offline
User avatar

Joined: Thu Dec 11, 2008 1:28 pm
Posts: 10986
Location: England
I notice Marten Feldtmann has designed a card to connect a 68882 FPU as peripheral on a Z80 bus - it can only be easier than that to connect to a 6502 bus!

https://schrievkrom.wordpress.com/2020/ ... pfingsten/

I see that PLCC parts are pretty cheap presently whereas PGA parts are expensive.


Top
 Profile  
Reply with quote  
PostPosted: Sun May 31, 2020 10:28 pm 
Offline

Joined: Mon May 21, 2018 8:09 pm
Posts: 1462
Indeed, I just read the MC68882 datasheet, and the hardware connections to a 65xx bus look reasonably simple. I don't see any reason why you couldn't attach it to either a 6502 or a 65816.
Attachment:
Screenshot 2020-06-01 01.10.00.png
Screenshot 2020-06-01 01.10.00.png [ 95.34 KiB | Viewed 911 times ]
As shown above, the data bus can be configured to operate in 8-bit chunks, originally for compatibility with the 68008. Just tie /SIZE low, gang all four bytes of the 68882's databus together, and connect all five address lines. The /CS line should be produced conventionally for a 32-byte address range, R/W should be brought directly from the CPU, /DS is just /WE, and /AS is just Phi1.

The only real wrinkle is /DSACK0, which in the 68K bus protocol is used to implement wait states; it is also a line that should be pulled up (gently). Since the 68882 has complex internal processing and operates on an independent clock from the CPU bus (in general, though you can use the same clock for both if requirements permit), the number of wait-states is not predictable in advance. So you'll need to pull RDY low (or stretch the 65xx clock, if you prefer) when accessing the 68882, until /DSACK0 also goes low. I think you can do that by cascading two NAND gates:
Code:
  RDY = !(/DSACK0 & !(/CS & /CS))
So, if either the 68882 is deselected or it has signalled completion, RDY goes high.

I think a 1-chip interface solution - of which only half the chip is even used - is definitely simpler than the Z80 board linked earlier.

One final wrinkle: the 68882 only guarantees TTL signal levels. This is probably fine for a basic system, just something to be aware of.


Top
 Profile  
Reply with quote  
Display posts from previous:  Sort by  
Post new topic Reply to topic  [ 59 posts ]  Go to page Previous  1, 2, 3, 4  Next

All times are UTC


Who is online

Users browsing this forum: No registered users and 12 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to: