6502.org Forum Projects Code Documents Tools Forum
It is currently Sat Nov 23, 2024 5:50 am

View unanswered posts | View active topics


Board index » 6502.org Users Forum » Hardware

All times are UTC




Post new topic Reply to topic  Page 2 of 2
  [ 16 posts ]  Go to page Previous  1, 2
  Previous topic | Next topic 
Author Message
silverdr
PostPosted: Thu Jun 03, 2021 10:34 am 
Offline

Joined: Sat Aug 09, 2014 4:14 pm
Posts: 4
brain wrote:
Beamracer implements a dual port functionality in the CPLD/FPGA, just like I described initially.

I am wondering what you meant with the above? BeamRacer block diagram shows what is implemented and I am not sure how to match it with what you wrote.
Top
 Profile  
Reply with quote  
Display posts from previous:  Sort by  
Post new topic Reply to topic  Page 2 of 2
  [ 16 posts ]  Go to page Previous  1, 2

Board index » 6502.org Users Forum » Hardware

All times are UTC


Who is online

Users browsing this forum: No registered users and 23 guests

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to:  
6502.org is an ongoing project by Mike Naberezny and contributors.