Speaking of ground/supply issues, good PCB layout can keep
inductance to a minimum -- even using ordinary, skinny traces.
Of course the ideal ground "rail" is a plane extending across the entire area. But a
grid of ordinary traces can come close to the same effect (with a comparatively fine grid naturally yielding better results than a sparse one). This diagram from an old RCA app note illustrates the idea. Of course it doesn't matter which traces are on the top or the bottom as long as you get a pattern of more-or-less horizontal & vertical paths -- with a via at every junction.
Attachment:
Ground Plane (approximated).gif [ 56.69 KiB | Viewed 300 times ]
Aslak3, I hope you don't mind if I show a spot where your design could benefit from closer adherence to this approach.
Attachment:
crystal gnd-path.gif [ 75.72 KiB | Viewed 300 times ]
Your grid has a gap -- a missed opportunity. It would've been good to run a ground trace from cpu pin 1 toward the right, joining with the other ground trace near pin 40.
Of course there are dozens of signal traces, and for each of those circuits the return current is carried by the ground/supply traces. One of the circuits that's particularly affected by the missing link is the circuit that connects the CPU with C1 & C2 (associated with the crystal). Although the left ends of C1/C2 have nice, direct connections to the CPU, the
return path for those capacitors' current is substantially longer than necessary (as shown in yellow). If, as suggested, there were a ground trace from cpu pin 1 toward the right, the return current for C1/C2 wouldn't energize such a big
loop. And keeping the loop area small is how you minimize inductance. (In case anyone's wondering, wider traces are of little use in reducing inductance because they don't reduce the loop area.)
-- Jeff
_________________
In 1988 my 65C02 got six new registers and 44 new full-speed instructions!
https://laughtonelectronics.com/Arcana/ ... mmary.html