6502.org Forum  Projects  Code  Documents  Tools  Forum
It is currently Thu Nov 21, 2024 1:03 pm

All times are UTC




Post new topic Reply to topic  [ 18 posts ]  Go to page Previous  1, 2
Author Message
PostPosted: Wed Jul 17, 2024 6:06 am 
Offline
User avatar

Joined: Fri Nov 09, 2012 5:54 pm
Posts: 1431
And that's all for now.


Top
 Profile  
Reply with quote  
PostPosted: Wed Jul 17, 2024 6:52 am 
Offline
User avatar

Joined: Thu Dec 11, 2008 1:28 pm
Posts: 10985
Location: England
Marvellous work! It really jumped out at me that the CPU core is a very different aspect ratio. And then, I spotted that the PLA is folded. Wow.

Very interesting that RESIRQ does double duty, that the ADH latches are moved to the decoder outputs, that RDY has been stripped (how many transistors does that remove??)

And RnW is multiplexed with D2 - completely unexpected!

And this - wonderful!
ttlworks wrote:
Oh, and during a Reset a "write" is forced for initializing the I/O ports with 0xff.


Top
 Profile  
Reply with quote  
PostPosted: Wed Jul 17, 2024 8:49 am 
Offline
User avatar

Joined: Fri Nov 09, 2012 5:54 pm
Posts: 1431
Thanks, Ed.

After I noticed that the 6502 core in the 6571 appears to be a redesign of the NMOS 6502,
I just could not resist taking it apart at transistor level to see what might be different. :)


Top
 Profile  
Reply with quote  
Display posts from previous:  Sort by  
Post new topic Reply to topic  [ 18 posts ]  Go to page Previous  1, 2

All times are UTC


Who is online

Users browsing this forum: No registered users and 10 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to: