6502.org Forum  Projects  Code  Documents  Tools  Forum
It is currently Sat Apr 27, 2024 11:52 pm

All times are UTC




Post new topic Reply to topic  [ 67 posts ]  Go to page Previous  1, 2, 3, 4, 5
Author Message
PostPosted: Tue Sep 15, 2020 2:23 am 
Offline

Joined: Sat Nov 19, 2005 2:28 am
Posts: 7
I noticed the comments don't appear to show up when copying everything out. Well, the first comment does but none of the others.


Top
 Profile  
Reply with quote  
PostPosted: Tue Sep 15, 2020 4:38 am 
Offline

Joined: Tue Jul 24, 2012 2:27 am
Posts: 672
Unfortunately, I can't replicate that, either in Chromium or Firefox. I tried the multiple comments with blank lines and around the various display types as well, and it all copies.

Is there anything notably funky going on with how/where the comments are, or would you want to PM me the .wfdis file of the workspace you can't copy out?

_________________
WFDis Interactive 6502 Disassembler
AcheronVM: A Reconfigurable 16-bit Virtual CPU for the 6502 Microprocessor


Top
 Profile  
Reply with quote  
PostPosted: Mon Jan 25, 2021 4:15 am 
Offline
User avatar

Joined: Mon Jan 25, 2021 3:59 am
Posts: 1
Hello, I think I may have found a small bug. I was disassembling this code, which is "65C02 with bit operations":

Address: $E4DD
6F 15 12 20 8A E7 20 F9 E6 20 AB E7 20 61 E7 20 F6 E0 20 06 E5 0F 11 0A F7 12 A5 12 8D 12 41 20 78 E6 6C 06 01

I get a BBS7 opcode where there should be an SMB7.

Attachment:
bbs7 should be smb7.png
bbs7 should be smb7.png [ 9.96 KiB | Viewed 646 times ]

Code:
$E4DD | 6F 15 12 | bbs6 $15,$E4F2
$E4E0 | 20 8A E7 | jsr $E78A
$E4E3 | 20 F9 E6 | jsr $E6F9
$E4E6 | 20 AB E7 | jsr $E7AB
$E4E9 | 20 61 E7 | jsr $E761
$E4EC | 20 F6 E0 | jsr $E0F6
$E4EF | 20 06 E5 | jsr $E506
$E4F2 | 0F 11 0A | bbs0 $11,$E4FF
$E4F5 | F7 12    | smb7 $12     ; <-- this one disassembled wrong
$E4F7 | A5 12    | lda $12
$E4F9 | 8D 12 41 | sta $4112
$E4FC | 20 78 E6 | jsr $E678
$E4FF | 6C 06 01 | jmp ($0106)

Also, when I load a saved file that using "65C02 with bit operations", it seems to always revert to normal 6502. I just wanted to let you know these things I found; I have worked around them no problem. Thanks for the cool disassembler.


Top
 Profile  
Reply with quote  
PostPosted: Mon Jan 25, 2021 12:48 pm 
Offline
User avatar

Joined: Mon Apr 23, 2012 12:28 am
Posts: 760
Location: Huntsville, AL
Ben:

Also, should the BBS instructions not be BBR instructions?

In my instruction tables, the msb of the Rockwell instructions indicates the polarity of the test or the set operation. I checked my tables against those in the Rockwell R65F1x processor family data sheet.

_________________
Michael A.


Top
 Profile  
Reply with quote  
PostPosted: Mon Jan 25, 2021 3:15 pm 
Offline

Joined: Mon May 21, 2018 8:09 pm
Posts: 1462
Referring to Eyes/Lichty:

0F to 7F is BBR0 to BBR7.
8F to FF is BBS0 to BBS7.
07 to 77 is RMB0 to RMB7.
87 to F7 is SMB0 to SMB7.


Top
 Profile  
Reply with quote  
PostPosted: Mon Jan 25, 2021 3:26 pm 
Offline
User avatar

Joined: Fri Dec 11, 2009 3:50 pm
Posts: 3346
Location: Ontario, Canada
I have a Rockwell 'C02 datasheet that agrees with Eyes/Lichty as cited by Chromatix.

_________________
In 1988 my 65C02 got six new registers and 44 new full-speed instructions!
https://laughtonelectronics.com/Arcana/ ... mmary.html


Top
 Profile  
Reply with quote  
PostPosted: Sun Apr 14, 2024 9:50 am 
Offline

Joined: Tue Jul 24, 2012 2:27 am
Posts: 672
Ben Boldt wrote:
Hello, I think I may have found a small bug. I was disassembling this code, which is "65C02 with bit operations":

Oof, I had fixed the display of the bit operations above, but hadn't uploaded it because of other work also being done back then. They all ended up with a BBS name before. It's fixed in this new version.

HuC6280 CPU support added now, which is the 6502 derivative from the PC Engine/TurboGrafx-16. Besides a number of new instructions, it also maps zeropage to $20xx and stack to $21xx, necessitating some more flexibility in the CPU definitions.

_________________
WFDis Interactive 6502 Disassembler
AcheronVM: A Reconfigurable 16-bit Virtual CPU for the 6502 Microprocessor


Top
 Profile  
Reply with quote  
Display posts from previous:  Sort by  
Post new topic Reply to topic  [ 67 posts ]  Go to page Previous  1, 2, 3, 4, 5

All times are UTC


Who is online

Users browsing this forum: No registered users and 19 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to: