6502.org Forum  Projects  Code  Documents  Tools  Forum
It is currently Fri Nov 22, 2024 2:15 pm

All times are UTC




Post new topic Reply to topic  [ 16 posts ]  Go to page Previous  1, 2
Author Message
PostPosted: Wed May 10, 2023 3:17 am 
Offline
User avatar

Joined: Sat Dec 01, 2018 1:53 pm
Posts: 730
Location: Tokyo, Japan
GARTHWILSON wrote:
(Note that bit directions don't have to all be the same for a port.  You can have some pins be inputs while other ones are outputs, at the same time.)

Since you (cdcarter, not Garth) are intending to use some Z50 bus peripherals, it's worth keeping in mind that while I/O is set on a per-bit basis in 6820-style PIAs (including the 6820, 6821, 6520, 6522 and 6526) used in the Motorola-style world (which includes the MOS 65xx series), the Intel-style world is often not like this.

Their equivalent of the classic PIA is the Intel 8255, for which all lines of 8-bit port A are the same direction, input or output, and the same is true of port B. The third port, port C, is split into upper and lower halves, but each half must have all lines in the same direction, at least in normal mode. (There are a couple of other modes for automatic handshaking, similar to the way you can configure the CA1/CA2/CB1/CB2 lines on a PIA, but I don't recall the details of how the 8255 does that.)

_________________
Curt J. Sampson - github.com/0cjs


Top
 Profile  
Reply with quote  
Display posts from previous:  Sort by  
Post new topic Reply to topic  [ 16 posts ]  Go to page Previous  1, 2

All times are UTC


Who is online

Users browsing this forum: No registered users and 13 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to: