6502.org Forum Projects Code Documents Tools Forum
It is currently Sun May 12, 2024 12:10 am

View unanswered posts | View active topics


Board index » 6502.org Users Forum » Programmable Logic

All times are UTC




Post new topic Reply to topic  Page 2 of 2
  [ 17 posts ]  Go to page Previous  1, 2
  Print view Previous topic | Next topic 
Author Message
Jmstein7
PostPosted: Tue Nov 09, 2021 7:58 pm 
Offline

Joined: Sun May 30, 2021 2:16 am
Posts: 374
Just pushed a major address bus bug fix to the repository:
https://github.com/jmstein7/65c02_core
Top
 Profile  
Reply with quote  
Jmstein7
PostPosted: Wed Nov 10, 2021 12:36 am 
Offline

Joined: Sun May 30, 2021 2:16 am
Posts: 374
MicroCoreLabs wrote:
Good luck on your new FPGA project! If you decide to go the microsequencer route you could look over my code for some ideas: https://github.com/MicroCoreLabs/Projects/tree/master/MCL65


Ted,

I just added a unit, https://github.com/jmstein7/65c02_core/blob/main/microcode_test.sv, with pseudo_ops that allow you to move bytes around on the data paths. So far, so good. J
Top
 Profile  
Reply with quote  
Display posts from previous:  Sort by  
Post new topic Reply to topic  Page 2 of 2
  [ 17 posts ]  Go to page Previous  1, 2

Board index » 6502.org Users Forum » Programmable Logic

All times are UTC


Who is online

Users browsing this forum: No registered users and 6 guests

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to:  
6502.org is an ongoing project by Mike Naberezny and contributors.