6502.org Forum Projects Code Documents Tools Forum
It is currently Sat Nov 23, 2024 2:05 pm

View unanswered posts | View active topics


Board index » 6502.org Users Forum » General Discussions

All times are UTC




Post new topic Reply to topic  Page 1 of 1
  [ 7 posts ] 
  Previous topic | Next topic 
Author Message
theperfectionist
 Post subject: W65C02S
PostPosted: Thu Mar 25, 2021 8:27 pm 
Offline

Joined: Thu Mar 25, 2021 8:23 pm
Posts: 2
Is the W65C02S bus asynchronous or synchronous ?
Top
 Profile  
Reply with quote  
theperfectionist
 Post subject: Re: W65C02S
PostPosted: Thu Mar 25, 2021 8:35 pm 
Offline

Joined: Thu Mar 25, 2021 8:23 pm
Posts: 2
I meant to ask if the W65C02S bus has a clock that coordinates read/write operations
Top
 Profile  
Reply with quote  
enso
 Post subject: Re: W65C02S
PostPosted: Thu Mar 25, 2021 8:37 pm 
Offline
User avatar

Joined: Sat Sep 29, 2012 10:15 pm
Posts: 904
Sorry, I misread the question initially. But yes, there is definitely a clock, known as Phi2 used for all operations on the bus.

_________________
In theory, there is no difference between theory and practice. In practice, there is. ...Jan van de Snepscheut


Top
 Profile  
Reply with quote  
enso
 Post subject: Re: W65C02S
PostPosted: Thu Mar 25, 2021 8:41 pm 
Offline
User avatar

Joined: Sat Sep 29, 2012 10:15 pm
Posts: 904
Just to clarify, you do not need synchronous RAMs or anything like that. There is no clock to RAM or ROM chips. There is a single R/W pin on the CPU, and to generate separate READ and WRITE signals we generally qualify it with Phi2 to make sure that the address and data are stable.

_________________
In theory, there is no difference between theory and practice. In practice, there is. ...Jan van de Snepscheut


Top
 Profile  
Reply with quote  
enso
 Post subject: Re: W65C02S
PostPosted: Thu Mar 25, 2021 8:42 pm 
Offline
User avatar

Joined: Sat Sep 29, 2012 10:15 pm
Posts: 904
Take a look at Garth's primer at http://wilsonminesco.com/6502primer/.

_________________
In theory, there is no difference between theory and practice. In practice, there is. ...Jan van de Snepscheut


Top
 Profile  
Reply with quote  
GARTHWILSON
 Post subject: Re: W65C02S
PostPosted: Thu Mar 25, 2021 8:43 pm 
Offline
User avatar

Joined: Fri Aug 30, 2002 1:09 am
Posts: 8545
Location: Southern California
Quote:
I meant to ask if the W65C02S bus has a clock that coordinates read/write operations

Yes, it does. Data transfers between ICs are coordinated by the Φ2 clock signal. The symbol used is the Greek letter phi (not the diameter symbol, nor the crossed numeral zero, nor the empty-set character.) "Φ" is pronounced "fi," rhyming with "fly," or, less-preferred, "fee," rhyming with "flea;" but what it stands for here is "phase," and it's just as easy to say "phase two," like "gate one" for the 74xx138's G1 input. This clock is not for reading time of day but instead is a timing coordinator square-wave signal that typically runs at a constant frequency.

Unlike many other processors, a "cycle" on the 6502 consists of only the Φ2-low time followed by the Φ2-high time, in that order. The falling edge of Φ2 starts the next cycle. The 6502 does mostly internal operations in the first half of the cycle when Φ2 is low, and its bus accesses (reading or writing) when Φ2 is high. So for example at 1MHz, one cycle takes only one microsecond, unlike many other processors where they really mean an instruction cycle or a machine cycle, terms which are not used with the 6502. The 6502's bus cycle and a clock cycle are the same thing. Instructions take anywhere from two to seven cycles each, averaging around four, a little less if you're doing mostly zero-page operations, or a little more if you're doing lots of indirect and indexed operations.

(The above is from the address-decoding page of the 6502 primer. Edit: Thanks, enso, for the recommendation.)

Welcome.

_________________
http://WilsonMinesCo.com/ lots of 6502 resources
The "second front page" is http://wilsonminesco.com/links.html .
What's an additional VIA among friends, anyhow?
Top
 Profile  
Reply with quote  
BigDumbDinosaur
 Post subject: Re: W65C02S
PostPosted: Thu Mar 25, 2021 11:06 pm 
Offline
User avatar

Joined: Thu May 28, 2009 9:46 pm
Posts: 8509
Location: Midwestern USA
enso wrote:
Just to clarify, you do not need synchronous RAMs or anything like that. There is no clock to RAM or ROM chips. There is a single R/W pin on the CPU, and to generate separate READ and WRITE signals we generally qualify it with Phi2 to make sure that the address and data are stable.

Just for reference:

Attachment:
File comment: 6502/65C02/65C816 Read/Write Logic
read_write_qualify_alt.gif
read_write_qualify_alt.gif [ 46.98 KiB | Viewed 516 times ]

_________________
x86?  We ain't got no x86.  We don't NEED no stinking x86!
Top
 Profile  
Reply with quote  
Display posts from previous:  Sort by  
Post new topic Reply to topic  Page 1 of 1
  [ 7 posts ] 

Board index » 6502.org Users Forum » General Discussions

All times are UTC


Who is online

Users browsing this forum: No registered users and 9 guests

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to:  
6502.org is an ongoing project by Mike Naberezny and contributors.