6502.org Forum  Projects  Code  Documents  Tools  Forum
It is currently Sun Nov 10, 2024 4:08 pm

All times are UTC




Post new topic Reply to topic  [ 5 posts ] 
Author Message
PostPosted: Tue Jan 29, 2013 3:43 am 
Offline

Joined: Mon Jan 28, 2013 3:09 am
Posts: 35
The following is a 1 bit register that appears many times in the 6502.

Image

Warning the 4-way crossing in the middle is not connected, see http://forum.6502.org/viewtopic.php?f=1&t=2415&p=24175#p24175

The working of this is explained in the following pdf:

http://www.downloads.reactivemicro.com/Public/Electronics/Reverse%20Engineering/6502%20-%20Guideline%20to%20Reverse%20Engineering%20v1.0.pdf

I understood that the feedback cycle is only active when Cp2(phi2) is on. But when phi2 is down and the cpu is not writing to the register the feedback cycle is interrupted and the result should be that the stored bit will immediately become 0. Or is there a timing issue here in that phi2 will be down only a very short time, not enough for the feedback cycle to "notice"?


Last edited by cerebrum on Wed Feb 06, 2013 7:50 pm, edited 1 time in total.

Top
 Profile  
Reply with quote  
PostPosted: Tue Jan 29, 2013 8:40 am 
Offline
User avatar

Joined: Thu Dec 11, 2008 1:28 pm
Posts: 10976
Location: England
Because the two gates are inverting each other's output, the circuit is bistable even with feedback on - it doesn't collapse to '0'

But, in the presence of feedback, to write into such a cell you need a strong drive on both true and false bitlines: this is what AMD's 8085 does in the register file. So, interrupting the feedback during not-phi2 allows a single-ended write signal.

Cheers
Ed


Top
 Profile  
Reply with quote  
PostPosted: Tue Jan 29, 2013 9:35 am 
Offline
User avatar

Joined: Tue Nov 16, 2010 8:00 am
Posts: 2353
Location: Gouda, The Netherlands
I think the question is: why is the storage of the bit retained, even when phi2 is not high ? The answer is that the phi2 is only '0' for a short period, and as long as the 'write' signal is not asserted, the stray capacitance of the transistors holds the value. That's why the NMOS 6502 has a minimum clock frequency. If you would keep the phi2=0 for a longer time, the charge would leak away and the storage element could flip.


Top
 Profile  
Reply with quote  
PostPosted: Tue Jan 29, 2013 7:02 pm 
Offline
User avatar

Joined: Thu Dec 11, 2008 1:28 pm
Posts: 10976
Location: England
Ah, sorry, you're quite right. I think we guessed at a timescale of some microseconds before there's a significant danger of charge leakage.


Top
 Profile  
Reply with quote  
PostPosted: Tue Jan 29, 2013 8:05 pm 
Offline

Joined: Mon Jan 28, 2013 3:09 am
Posts: 35
Yep, Arlet that was the answer I was looking for.


Top
 Profile  
Reply with quote  
Display posts from previous:  Sort by  
Post new topic Reply to topic  [ 5 posts ] 

All times are UTC


Who is online

Users browsing this forum: Google [Bot] and 3 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to: