6502.org Forum  Projects  Code  Documents  Tools  Forum
It is currently Fri Nov 22, 2024 4:40 pm

All times are UTC




Post new topic Reply to topic  [ 16 posts ]  Go to page Previous  1, 2
Author Message
PostPosted: Sun Sep 17, 2023 9:59 pm 
Offline

Joined: Fri Dec 21, 2018 1:05 am
Posts: 1117
Location: Albuquerque NM USA
Not clear to me what happened if reset and retransmit are asserted at the same time, or pulse reset first followed immediately with retransmit. Does that defeats the inhibition of empty flag thus allows the previous content of FIFO to be transmitted? If so, the write pointer is still at 0, but the read pointer can increment (starting from 0)to retransmit the FIFO contents. Once the read pointer is incremented past 0, FIFO can be written leisurely until the read pointer wrapped around and catch up to the write pointer.
Bill


Top
 Profile  
Reply with quote  
Display posts from previous:  Sort by  
Post new topic Reply to topic  [ 16 posts ]  Go to page Previous  1, 2

All times are UTC


Who is online

Users browsing this forum: No registered users and 12 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to: