6502.org • View forum - Programmable Logic

Register

FAQ

It is currently Sun Apr 28, 2024 12:00 am

View unanswered posts | View active topics

Board index » 6502.org Users Forum » Programmable Logic

All times are UTC

Programmable Logic

Post new topic

Page 8 of 8

[ 387 topics ]

Go to page Previous 1 ... 4, 5, 6, 7, 8

Topics

Author

Replies

Views

Last post

HOWTO: Programming Nexys2 boards from Linux

7

4014

Thu Jan 12, 2012 9:31 pm

Probably a daft FPGA question...

4

1173

Fri Jan 06, 2012 9:02 pm

Instruction and Addressing Mode decoders

0

1945

Thu Jan 05, 2012 1:51 am

Simple Memory Decoder GAL

[ Go to page: 1, 2, 3, 4 ]

58

21284

Mon Jan 02, 2012 5:13 pm

Defining the 65Org32 - addressing modes (and instructions)

[ Go to page: 1 ... 4, 5, 6 ]

84

12561

Tue Dec 27, 2011 9:55 pm

65Org32 / 65Org16 - interrupts

0

2219

Mon Dec 12, 2011 9:41 am

Poll: 65Org16 CPU module / general FPGA breakout board idea

[ Go to page: 1, 2, 3 ]

43

8192

Sat Dec 10, 2011 10:12 am

OT: Tiny CPU (for CPLD), subset of 6502, 10 bit addresses

1

2396

Mon Dec 05, 2011 12:40 pm

Using Xilinx Macros on CPLD

8

1935

Tue Nov 29, 2011 9:03 pm

Pre-initialized block RAMs yielding zeros upon first read

6

1302

Thu Nov 10, 2011 5:27 pm

Verilog+VHDL=SystemVerilog

3

1473

Thu Nov 10, 2011 5:25 pm

UXA PS/2 Interface

1

1018

Wed Nov 02, 2011 8:08 am

WTH does this mean?

2

1940

Wed Nov 02, 2011 8:07 am

65Org16.x Dev. Board V1.0 using a Spartan 6 XC6LX9-3TQG144

[ Go to page: 1 ... 15, 16, 17 ]

240

35923

Fri Oct 21, 2011 8:37 pm

Free online course: basics of programmable logic

1

2599

Wed Oct 05, 2011 8:13 pm

Mike Stirling's BBC Micro on an FPGA project

1

2734

Mon Sep 26, 2011 5:48 pm

More opcodes for the NMOS 6502: Applicable to the 65Org16.x

13

4773

Thu Sep 08, 2011 4:48 pm

A 6502 SoC Project using a Spartan 3 FPGA

[ Go to page: 1 ... 13, 14, 15 ]

223

52500

Mon Aug 15, 2011 11:39 pm

Papilio FPGA Shield for Arduino could be GPU for 6502

14

6483

Sat Jul 30, 2011 1:54 am

Stepped tutorials on how to do simple FPGA design

0

1934

Fri Jun 10, 2011 3:36 am

Creating a Video Signal from FPGA Pins

3

2517

Fri Jun 03, 2011 2:11 am

BigDumbDinosaur

6502 Verilog Replica

9

7746

Tue May 17, 2011 8:23 pm

Poll: How to make logic equations for an address decoder

2

4733

Sat May 14, 2011 3:13 pm

Architecture of FPGAs and CPLDs: A Tutorial

0

1856

Sat Apr 23, 2011 3:15 am

VDHL

0

2655

Tue Feb 22, 2011 1:31 am

Amani 64 (CPLD)

2

2006

Sat Jan 22, 2011 5:18 pm

Getting started with Xilinx CPLD's & FPGA's

[ Go to page: 1, 2, 3 ]

30

11620

Sun Jan 09, 2011 9:23 pm

I'm thinking of getting one of these . . .

10

3088

Fri Jan 07, 2011 2:06 am

Xilinx manual help

10

3276

Tue Jan 04, 2011 3:36 pm

The RB65 project

[ Go to page: 1, 2 ]

20

6747

Fri Dec 24, 2010 9:30 pm

Wait-States with a GAL

[ Go to page: 1, 2, 3, 4 ]

BigDumbDinosaur

50

15007

Fri Dec 17, 2010 9:46 pm

WinCUPL BOOBY-TRAP

BigDumbDinosaur

3

4615

Wed Dec 15, 2010 7:01 am

BigDumbDinosaur

3.3V PLDs and 5V logic

13

6369

Wed Dec 08, 2010 6:29 pm

65816: question about 8 and 16-bit mode of A, X and Y

3

1931

Wed Dec 01, 2010 3:14 pm

FLIP-FLOP FLOP

BigDumbDinosaur

9

5072

Sat Nov 06, 2010 8:08 pm

VHDL Programming Style?

5

2694

Tue Nov 02, 2010 1:51 am

65SPI

0

2175

Mon Oct 18, 2010 5:24 am

Post new topic

Page 8 of 8

[ 387 topics ]

Go to page Previous 1 ... 4, 5, 6, 7, 8

Board index » 6502.org Users Forum » Programmable Logic

All times are UTC

Who is online

Users browsing this forum: No registered users and 9 guests

	Unread posts			No unread posts			Announcement
	Unread posts [ Popular ]			No unread posts [ Popular ]			Sticky
	Unread posts [ Locked ]			No unread posts [ Locked ]			Moved topic

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum