As an aside, I feel like a pipelined 4 cycle 32-bit RISC-V implementation with roughly the 6502 8-bit bus would be a lot of fun to build using this approach. Maybe some other time. (Or some other person ;) ).

There is tinyQV which almost does that, but 8 cycle (4 bits per cycle) that has been ...