Hi ttlworks et al. :D
I think I've found something...
In regard to the POT pins, "Mapping The Amiga" 2nd ed. p467 states "The positive voltage sent to these pins should never exceed 5 volts or 400 milliamps."
I think this is probably the most definitive answer I'm likely to come across. I also ...
Search found 3 matches
- Mon Jul 28, 2025 12:08 pm
- Forum: Hardware
- Topic: OT: Amiga 8364R7 Paula dissection
- Replies: 24
- Views: 8433
- Mon Jul 28, 2025 10:46 am
- Forum: Hardware
- Topic: OT: Amiga 8364R7 Paula dissection
- Replies: 24
- Views: 8433
Re: OT: Amiga 8364R7 Paula dissection
Thank you for the friendly welcome & response ttlworks :D
I guess the question of POT pins being connected to 5V while the low side FET is on, comes down to how chunky that 'resistor' in series with the low side FET is.
I think those resistors are representative of the R DS of the FET, does that ...
I guess the question of POT pins being connected to 5V while the low side FET is on, comes down to how chunky that 'resistor' in series with the low side FET is.
I think those resistors are representative of the R DS of the FET, does that ...
- Sun Jun 08, 2025 3:56 pm
- Forum: Hardware
- Topic: OT: Amiga 8364R7 Paula dissection
- Replies: 24
- Views: 8433
Re: OT: Amiga 8364R7 Paula dissection
8) analog joysticks
Basically, what we have is a 4 channel 8 Bit A\D converter.
A write to POTGO register with Bit 0 = '1' clears/starts an 8 Bit counter.
The output of said counter goes into the data latches of every channel.
The 4 channels are: POT0X, POT0Y, POT1X, POT1Y.
Register POT0DAT has ...
Basically, what we have is a 4 channel 8 Bit A\D converter.
A write to POTGO register with Bit 0 = '1' clears/starts an 8 Bit counter.
The output of said counter goes into the data latches of every channel.
The 4 channels are: POT0X, POT0Y, POT1X, POT1Y.
Register POT0DAT has ...