Locations 0 and 1 are virtual on the CPU (mapping to P0 to P5), so these would just write to the 65816, and it would just set the lines as required.

I also guess worst case, they could have the CPLD page in the CPU "just" to set those lines...