







NEVER MADE

MCS 6522 FREQUENCIES AND PROPOSED CORRECTIONS

R.Gop
91


- ① PROBLEM: NINE CLOCK PULSES ARE OUTPUTTED WHEN SHIFTING IN AT THE SYSTEM CLOCK RATE. HOWEVER, THIS IS NOT THE CASE WHEN SHIFTING OUT.
- CORRECTION: THE LOGIC CAUSING THIS PROBLEM IS AS BELOW:



IT CAN BE SEEN FROM THE TIMING DIAGRAM THAT THE SHIFT CLOCK STOP COMES AFTER THE NINTH CLOCK PULSE HAS ALREADY BEEN SHIFTED OUT. BY ELIMINATING THE CIRCLED PASS TRANSISTOR, THE IFR2 BIT WILL BE SET 1½ CYCLES EARLIER, THEREBY PREVENTING THE NINTH CLOCK PULSE FROM BEING GENERATED,

② PROBLEM: DATA SHIFTED IN OR OUT IS NOT REFERENCED TO THE CBI CLOCK EDGE

CORRECTION! PRESENTLY THE TIMING OF THE DATA SHIFTED IN OR OUT IS AS REPRESENTED BELOW



THE TIMING SHOULD BE MODIFIED SO THAT DATA IS REFERENCED TO THE CLOCK EDGE AS SHOWN BELOW!

ϕ_2

CB1
(CLOCK)

T_{DELAY}


CB2
(DATA OUT)

T_{SETUP}

CB2
(DATA IN)

T_{HOLD}

THE OUTPUT AND INPUT CHANGES TO IMPLEMENT THIS TIMING ARE SHOWN CIRCLED BELOW




SHIFT

SHIFT

SHIFT

SHIFT



(3) PROBLEM: WHEN SHIFTING IN OR OUT UNDER CONTROL OF T2, THE TIME FROM A SR READ OR WRITE TO THE FALLING EDGE OF THE FIRST CLOCK PULSE DEPENDS UPON THE INITIAL CONTENT OF T2.

CORRECTION: T2 SHOULD BE INITIALIZED WITH A T2L-L TO T2C-L TRANSFER PRIOR TO THE START OF THE SHIFTING OPERATION, (SEE SCHEMATIC)

(4) PROBLEM: A SR READ WILL INITIATE A SHIFT OUT OPERATION DURING A SHIFT OUT MODE AND A SR WRITE WILL INITIATE A SHIFT IN OPERATION DURING A SHIFT IN MODE. THESE ARE UNREALISTIC CONDITIONS,

CORRECTION: A SHIFT OUT SHOULD ONLY BE INITIATED BY A SR WRITE AND A SHIFT IN SHOULD ONLY BE INITIATED BY A SR READ, (SEE SCHEMATIC)

(5) PROBLEM: THE 6522 SHIFTS IN OR OUT THE MSB FIRST WHICH IS CONTRARY TO NORMAL PRACTICE

CORRECTION: EITHER LEAVE AS IS AND CHANGE ON FUTURE 6523, OR CHANGE LOGIC TO SHIFT IN OR OUT LSB FIRST,

(6) PROBLEM: DURING A SHIFT OUT USING SYSTEM CLOCK OPERATION, THE TIME FROM THE SR WRITE TO THE FALLING EDGE OF THE FIRST CLOCK PULSE IS EITHER 1½ OR 2½ CYCLES DEPENDING UPON WHETHER THE IFR2 BIT IS CLEARED OR SET AT THE TIME,

CORRECTION: THE FIRST CLOCK EDGE SHOULD BE INDEPENDENT OF THE STATE OF IFR2. THIS EDGE WILL COME 1/2 CYCLES AFTER THE SR WRITE WITH THE LOGIC CHANGE SHOWN IN THE SCHEMATIC.

- ⑦ PROBLEM: A SHIFT REGISTER EXTERNAL CLOCK INPUT CAN NOT BE COMPLETELY ASYNCHRONOUS WITH THE ϕ_2 CLOCK. IF THE EXTERNAL CLOCK EDGE OCCURS WITHIN ABOUT ONE BEFORE THE FALLING EDGE OF ϕ_2 , IT IS POSSIBLE FOR THE SHIFT REGISTER AND BIT COUNTER TO IGNORE THE TRANSITION

CORRECTION: EITHER CHANGE SPEC. TO REFLECT ACTUAL REQUIRED TIMING OF INPUT OR PREFERABLY CORRECT LOGIC AND MAKE INPUT COMPLETELY ASYNCHRONOUS BY MODIFYING LOGIC AS SHOWN ON SCHEMATIC.

- ⑧ PROBLEM: THE TRANSISTOR APPARENTLY USED FOR TRANSFERS FROM THE DATA BUS TO THE INTERRUPT FLAG REGISTER IS TOO SMALL FOR THAT PURPOSE. THIS FUNCTION IS NOT COVERED IN THE SPEC, ALTHOUGH IT PROBABLY WOULD BE VERY USEFUL TO INDIVIDUALLY CLEAR INTERRUPT FLAG BITS.

CORRECTION: REPLACE TRANSISTOR ON S-R FLOP OUTPUT WITH ANOTHER INPUT TO FLOP (SEE SCHEMATIC)