




Interrupt request logic  
Located in the FPGA

X4,X5 driven by addressable latch external to this circuit

The vector pull operation in native mode accesses a pair of registers. The low order address bits are determined by the interrupt request level, spaced 4 bytes apart. The high order address bits come from a programmable latch. This allows any 64 byte region in the lower 64k bank to be selected as a vector target.

The VPB4 signal feeds into the ROM chip select logic to disable the ROM during a native mode vector fetch.



Sheet: /IRQ/  
File: IRQ.kicad\_sch

**Title:**

Size: A4  
KiCad E.D.A. kicad (6.0.6)

Date:

**Rev:**

Id: 3/4

